With the widespread use of embedded system in safety critical areas, system safety assurance has become one of the research hotspots of engineering technologies. System safety analysis mainly concentrates on the requirement specification and the recent design, and in the process of the actual development of the software, safety requirement analysis and design are two independent processes. This article expands the safety requirements described by fault tree into state diagram and proposes the new concept ''fault state diagram,'' which can unify safety requirement model and functional model. Based on the fault state diagram, this article proposes the method of airborne system safety analysis, including the following: gives out one method for abstracting and describing safety requirements from system fault tree based on Backus Normal Form; defines the transformation rules from fault tree logic gates and continuous time into state diagram elements; designs safety requirement information mapping table which translates safety requirements into state diagram elements; and designs the automatic construction algorithm of fault state diagram, which is based on the transformation rules and mapping table. Finally, a small gas stove control system case using the method proves the feasibility and effectiveness of the proposed method.
Introduction
Safety refers to the lack of a state or a situation that can cause an accident, which is an unexpected occurrence of ''death, injury, illness, damage to or loss of property, or environmental harm''. [1] [2] [3] With wide use of the embedded system in the safety critical areas, such as medical science, transportation, and aerospace, software has become a key factor in determining the safety of the system. System failure may not only cause harm to environment and property loss but also lead to casualties. 4 In recent years, the accidents caused by software failure happen frequently. 5 For example, in 2009, Turkey Airlines Boeing aircraft crashed in the Atlantic because of having no program to deal with the stall situation. 6 In the same year, A330-200 aircraft of Air France crashed because of ignoring to set the limitation of height value in software. 7 It has become an important research topic for industrial and academic circles to improve software safety to prevent catastrophic accidents.
Safety analysis mainly concentrates on the requirement specification and design at present. Leveson 1 pointed out that errors of requirement specification and the short-sighted design are the most important factors which influence system safety. Overall, the current safety analysis method can be divided into two categories: one is the safety requirement quantitative or qualitative analysis based on fault tree (FT) model which can analyze the existing harm of a system, the probability of happening of the harm, and the quantitative or qualitative analysis of the system; the other ensures that the safety requirements are met in system design through building system function model in the development process and using safety analysis methods and verification tools which are well-known in the industry for verification and analysis. However, in the actual process of development, safety requirement analysis and design are two relatively independent processes. The safety requirement analysis process and design process caused by it do not match each other well. On one aspect, the result of safety requirement analysis is difficult to embody in the design directly and guide the building and modification of the design model. On the other aspect, safety analysis is difficult to be done in the design process, which makes design model difficult to analyze the system safety.
Fault tree analysis (FTA), 8 which is a traditional technology tool for safety analysis, plays an important role in the embedded system engineering. It concerns the relationship between system fault and the cause of the fault. However, it cannot determine whether such problem exists in system design. State diagram (SD) [9] [10] [11] can effectively describe transformation of system function and states. However, the potential design fault of the system is difficult to be found because of the lack of visual expression of the safety requirements. Therefore, on the basis of the features of FT and SD, this article proposes the concept of fault state diagram (FSD) and gives one system safety analysis method based on FSD.
The other sections are as follows: section ''System safety analysis method based on FSD'' introduces the FT and SD briefly and gives the concept of FSD and the safety framework based on FSD. Section ''Building of the FSD'' gives the method of extracting and describing safety requirement information from FT based on Backus Normal Form (BNF), defines the transformation rules from FT logic gates and continuous time into SD elements, and designs the safety requirement information mapping table from safety requirements to elements; finally, it designs the automatic building FSD algorithm based on safety requirement information table and transformation rules. Section ''Case study '' describes using the method to analyze a small gas stove control system case. Section ''Related work'' introduces the related work. Section ''Conclusion'' is the summary of this article.
System safety analysis method based on FSD

FT
FT analysis is one of the most representative methods in safety analysis, which was first proposed by USA Baer Telegraph Company in the 1960s. FT is rapidly applied to safety critical areas, such as the nuclear industry, deep space exploration, electronics, and machinery, because of its intuitive, easy to understand, rigorous logic, flexibility, and other advantages. FT uses the top event to describe the special problems of system. FT uses the basic events, intermediate event, and logic gates to express the fault and the causal relationship among the causes of the fault. Through the quantitative or qualitative analysis of the top event, engineers can judge whether the system design meets the safety requirements. By finding the potential design defects of the system, engineers can take the corresponding measures to guide the software design and implementation. It is an important analysis method to ensure system safety.
Events and logical gates are the basic structural unit of FT. Events can be classified as top event, intermediate event, and basic event. Logic gates are used to express the relationship among the fault factors. The common logic gates are AND gate, OR gate, Priority AND gate, NO gate, Voting gate, and Except gate. These logic gates can make analysts to construct a relationship among the FT and components and locate the fault position. The analysis of the FT includes qualitative analysis 12, 13 and quantitative analysis 14, 15 and determination of the minimum cut sets of the FT is one of the most important methods of it. Cut set is the set of basic events which can make the top event happen. Qualitative analysis is used to find the cause of all possible failure modes of the top events, and quantitative analysis is used to calculate the probability of the top event according to the basic events probability.
SD
SD is one of the important models for system behavior in United Modeling Language (UML), which can be used to describe the state, event leading to the state transforming, and relative activities of the object in the life cycle. SD can describe the orders of the transformation state and the relative events, activity, guard, and so on. SD is one of the common and important system design models for the software safety analysis. SD, mainly constituted by state, transfer, event, activity, and action, describes the state of system component and the transfers between states, which has an important reference significance to understand the relationship among the system functional model and components and also is the most commonly used method in the industrial and academic circles. These methods based on the theory of automata or Petri net can transform the special SD into formal models, such as timed automata, extended hierarchical automata, and colored Petri net. Then, these methods are used to verify the transformed models, through which can find the system error or guide the generation of test case. The common analysis processes are as follows: first, defining the transformation rules between SD elements and timed automata or other formal modeling language; second, according to the rules, transforming the SD formally; third, appropriating the transformed model; fourth, extracting the safety requirement verification specification from design document or safety requirement analysis model; fifth, using the model checker to verify whether the model meets the safety requirement specification; sixth, according to the result, analyzing the system design model.
FSD
According to the introduction of FT analysis and SD analysis, we find some flaws. First, FTA mainly concerns about the problems of system faults and the cause of the fault happening, as well as the relationship among the faults, but it does not give the link among the reasons causing the system fault and the specific behaviors. It is difficult to confirm the existence of such a fault in the system. Second, SD can describe the behavior and state transformation effectively. Because of the lack of intuitive description of system faults, the potential behavior or behavior composition which leads to failures is difficult to be found. However, in the system safety analysis work, analysis and verification personnel have knowledge not only of the function model but also of the fault model. Therefore, the system behavior model including the fault information is very important in the system safety analysis. According to the fault extension of SD, this article unifies the functional model and safety requirement model of the system and proposes the concept of fault-extended SD:
Concept 1: FSD-one SD, which can describe the system function and safety requirements, extended the fault information into the relative system behavior and components; Concept 2: fault State-the special state describing the fault problems reflected by the top event of the system FT in the FSD; Concept 3: fault region-the sets of state, transfer, and components among fault problems and the relationship of the cause of the fault in the FSD.
Concept 4: function region-the sets of state, transfer, and components which describe the system function in the FSD.
The FSD can describe the function of the system and the safety requirements of the system simultaneously. Combining with model checking technology, this article proposes a method of safety analysis based on FSD for the analysis work at the stage of design. The detail processes can be seen in Figure 1 . This method includes three steps: first, extracting the safety requirements from the FT, checking out the basic events and minimum cut sets, and filling the safety requirement mapping table; second, according to the mapping table and the transformation rules between logic gates and sate diagram elements, using the safety requirements to extend the system SD; third, to construct system FSD transforming the FSD into formal model and using the model checker to verify it. In order to reduce complexity, the FT used in this article only contains basic event, intermediate event, and top event; logic gate contains OR gate, AND gate, and Priority AND gate. The future work will study the other events and logic gates.
Building of the FSD
This section details the method of extracting and describing the safety requirements including basic event, the minimum cut sets, and top event and then defines the mapping table from safety requirements to SD elements and the transformation rules from FT logic gates into SD elements; finally, it designs the algorithm of automatically constructing FSD and the safety requirement information mapping table.
Extracting and describing the safety requirement information
We use the combination of the inputting events of the logic gate to replace the outputting event of the logic gate until the top event is replaced by the basic events. Finally, we can get a Boolean expression consisting of logic operators and basic events. We use the BNF to describe the Boolean expression which is on behalf of the safety requirements. As shown in Table 1 , TopEvent is the top event of the FT, Gate is the logic gate, Gate-Inputs is the inputting of the logic gate, basic-event is the basic event, and operand is the logic operator.
The determination of the minimum cut sets of FT is a very effective method for qualitative analysis of FT. It can simplify the process of the model transformation and locate the error position when error is in the system behavior model. As is shown in Table 2 , the BNF describes top event by the minimum cut set.
The safety requirements described by the FT not only contain top event, intermediate event, and basic event but also contain the relationship among them. In order to assure the accuracy of the description, we should preserve the logic relationship among them, which is shown in Table 3 .
As is shown in Table 4 , some important equivalence properties are given. According to these properties, we can simplify the BNF expression of top event and minimum cut sets.
Because of the different functions of FT and SD, we should eliminate the difference. First, we should decompose the basic events and establish the corresponding relationship with the SD elements. This article decomposes basic events into ''atomic event'' and ''composite event,'' whose definitions are as follows:
Definition 1: atomic event-the basic event or the decomposition of the basic event of FT which is consistent with the SD element; Definition 2: composite event-the event that can be decomposed into many basic events of FT. \TopEvent. ::= \Gate. \Gate. ::= (\operand.,\Gate-Input.) \Gate-Input. ::= \basic-event., \basic-event.j \basic-event., \Gate. j\basic-event., \Gate-Inputs. j \Gate., \Gate-Inputs. \operand. ::=^j_j^j Table 2 . BNF of the top event using the minimum cut set.
\TopEvent. ::= \CutSet. j (\operand., \CutSets.) \CutSets. ::= \CutSet., \CutSet. j \CutSet., \CutSets. \operand. ::= _ Table 3 . BNF of minimum cut set.
\CutSet. ::= \basic-event. j (\operand., \basic-events.) \basic-events. ::= \basic-event., \basic-event. j \basic-event., \basic-events. \basic-event., (\operand., \basic-events.) \operand. ::=^j4
The relationship between basic event, atomic event, and composite event described by BNF is shown in Figure 6 . Atomic events are independent from each other and correspond with specific elements which are different from each other in the SD. When a basic event is the composite event, we should decompose it. Logic relationship among the atomic events decomposed from composite event is ''and.'' Other type shown in Table 5 is the element which is not referred.
Safety requirement information mapping table
In order to make the automatic extension for translating the safety requirement information into SD, we should make the relationship between safety requirement information and SD elements with consistent clear semantic description. The mapping relationship between safety requirement information and SD elements is shown in Table 6 .
The mapping table must be filled by the analysis personnel manually after extracting the safety requirement information. In order to facilitate more rationally, the process of filling the table should follow the order below: first, filling the basic events; second, filling the decomposed events of composite events and minimum cut sets; finally, filling the top events. All properties required to be filled in the table are shown in Table 7 . Table 5 . BNF of basic events.
\basic-event . ::= \atomic-event. j \composite-event. \composite-event. ::= (operand,\atomic-event.,\atomic-event. j \composite-event.,\ atomic-event.) \atomic-event. ::= state j event j transition jaction j activity j threshold of some duration j other \operand. ::=^T 
Transformation rules
AND gate is one of the most common types of logic gates in the FT and is expressed by the symbol^, which means that outputting event will happen only if all the inputting events happen. AND gate can also be expressed by the inputting region and logic region of SD. Inputting region is used to represent the inputting of AND gate. Logic region is used to represent the logic relationship which reflects the interaction between the inputting events. As is shown in Figure 2 , Incr is the incremental event, which represents the variable self-increment; Decr is the decrement event, which represents the variable self-reduction. 17 Transforming the AND gate in this way can fully manifest the semantic characteristics of the AND gate. When the number of the inputting events increases, we just need to split the inputting region again. But when the number of inputting events of the AND gate becomes too large, this way will produce a large number of intermediate states, which creates difficulties in the analysis of the follow-up work. In order to minimize the intermediate state, we can achieve it by counter. Counter consists of two state counters, two pseudo state C, variable count, incremental Incr, decrement Decr, and six transfers, which are shown in Figure 3 . Counter's initial status is Counter. When the incremental event occurs, it triggers incremental transfer, and count variable becomes count + 1. Then, it enters the state of pseudo C and determines whether the count variable is equal to the threshold limitation value n. If the result is true, exit from the Counter or return to the state counter. When the decrement event Decr occurs, it triggers decremental transfer and counter becomes count 2 1, and it enters the state of pseudo state C. Check whether the variable count is 0. If the result is true, exit from the Counter or return to the state counter.
If the state counter exists, we should not add the intermediate state unlimited when the number of inputting events is large. Figure 4 shows the SD of AND gate with n inputting events.
OR gate is expressed by the symbol _. Similar to AND gate, OR gate can also use two orthogonal state regions: inputting region and logical region. As is shown in Figure 5 , as long as there is an inputting event occurring, the top event will occur. As a result, we only need to add one corresponding component linked with the inputting event when the number of the inputting events increases. 17 Priority AND gate is expressed by the symbol . The only difference between Priority AND gate and AND gate is that the inputting events of the Priority gate occur in sequence. The only difference between the SD of Priority AND gate and AND gate is that we should give different tags to every entrance trigger events reached by linking inputting event and should be triggered in turn. As a result, we only can go on cutting the intermediate state of the inputting region and adding the intermediate state of the logic region. Figure 6 shows the transformation of the Priority AND gate. 17 In system FT, some special basic events associated with time may exist which are limited by time. SD is real-time synchronization language, which is suitable for the modeling of the complex real-time embedded system. In the SD, the response time of the state is generally negligible. In this article, we use the boundary condition and timeout event to realize the transformation of the SD of continuous time. 10, 16 As is shown in Figure 7 , when time is over the border time ''bound,'' it will trigger timeout event and the system will transfer from the initial state into the goal state. 
Building the FSD
FT mainly consists of the fault region and the function region. The fault region is used to describe safety requirements coming from the expansion of the safety requirements. The function region is used to describe system function coming from system SD. Therefore, the construction of the FSD is the construction of the fault region and the fixing of the function region. The construction of the fault region is based on SD and converts the safety requirements into SD symbols which are added to system SD. In the process, every system SD element is not static. The fixing of the function region is to add relative action, transfer, and event to the linked elements of the system diagram basic event. The SD elements added to the function region only work in the fault region and have no effect on the system function. The algorithm is as follows: The code description of the algorithm execution is as follows: Step 9 adds fault state to the function region, which means the top event of the FT. Therefore, if error happens, the function region will transfer into fault state.
Case study
This section studies one gas stove control system using this method, including extracting and describing safety requirements from FT, decomposing basic events, filling the safety requirement information mapping table, and building the system FSD.
System overview
The gas stove control system has four main functions: the opening and closing of the gas and air valve, using a spark to ignite the gas, and determining whether the current gas is burning through flame detector. The requirements of the gas stove control system are as follows: (1) gas concentration around the gas stove should always be less than the specified critical value; (2) when a request of heating arrives, it should be ensured that the gas stove can work normally and generate heat; and (3) when the heat request is ended, it should be guaranteed that the gas stove extinguishes the flame and stops working. Figure 8 is the SD of the gas stove control system according to the literature. 17, 18 Figure 9 is the FT of the gas stove control system according to the safety requirements 17, 19 which describes the fault problems causing explosion. When the gas overflows, air valve is open and flame monitor does not monitor the flame at the same time, trying to ignite or a short circuit can cause the gas stove control system to explode. 
Building the FSD of the gas burner system
First, the BNF of the basic events and minimum cut sets of the FT are shown as below according to the method of extracting and describing safety requirements:
Combined with system SD, the AirPresent and IgniterStart of the FT are the basic events, which have the corresponding elements in the system SD. The element of the SD corresponding to AirPresent is Open, which is one state of the AirValve component; IgniterStart corresponds to transfer IgniteOn of the Igniter component. GasValveBroken and ShortCircuit are the external injection events which can find the corresponding elements of the SD. As a result, two components must be added to the system SD to represent the two basic events. GasLeak belongs to the composite event. Only when the gas valve is opened over 4 s and the flame monitor cannot detect the flame is there a gas leak.
GasLeak can be expressed as GasLeak = (,GasOpenT . 4sec, FlameAbsent). The type of GasOpen . 4sec is the Time which corresponds to Open state of component GasValve. FlameAbsent corresponds to the absent state of component FlameDetector. The FT in Figure 14 has five basic events. AirPresent and IgniterStart are the atomic events. ShortCircuit and GasValveBroken are the external injection events. GasLeak is the composite event which should be decomposed. Their Ids in the safety requirements mapping table are from Event1 to Event5. GasLeak is decomposed into Event6 and Event7. The Argument properties of GasLeak should be filled into expression (Event6, Event7). According to the Id of each basic event and the filling rules of mapping table, the minimum cut sets are updated as follows:
According to the description of the safety requirements and filling rules of safety requirement information table, the safety requirement information mapping table is shown in Table 8 .
After filling the mapping table, the FSD is automatically built according to the algorithm in section ''Transformation rules,'' which is shown in Figure 10 . In order to describe it more conveniently, we only give the transformation result of minimal CutSet1 and omit others.
Validation and analysis
In the system, the occurrence of failure is usually related to the mistake of normal behavior combination or the order. Although the FT analysis can analyze which kinds of undesirable properties may lead to system failure, it cannot judge whether there is such a problem in the design of the system. According to Figure 10 , we get the timed automata model of the gas stove control system, which is shown in Figure 11 .
In the timed automata model, state Explode corresponds to the fault state. When the integer variable Explode_Incr == 1, the system will immediately reach the state Explode. The accessibility of the fault state can be represented as E \.Explode_Incr == 1. Then, the formula will be input by the UPPAAL validator, and the verification results shown in Figure 12 indicate that the system has at least one path which can lead to system failure described by the top event of the FT. When the integer variable CutSet1_Incr == 1, the circumstance described by minimum cut set CutSet1 will occur. Therefore, the minimum cut set can be represented as E \. CutSet1_Incr == 1. And it can be input into the UPPAAL validator. The verification result which indicates the circumstance described by minimum cut set CutSet1 occurs is shown in Figure 12 . Minimum cut set CutSet1 contains three basic events, namely, AirPresent, GasLeak, and IgniterStart. According to Figure 10 , the process for the system reaching the fault state is as follows: when gas valve has been opened for 4 s, it will trigger event Event2.Incr. If there is flame in this moment, it indicates that the system is not ignited successfully, and the event Event2.Incr is triggered. Then, component Event2 will transfer from initial state into fault state, and entry action GasLeak.Incr is triggered. Due to no flame, the system keeps trying to be ignited and the event IgniterStart.Incr is triggered. In this case, the component AirValve is open and entry action AirPreset.Incr is triggered. Then, the minimum cut set CutSet1 is met, and the system will reach the fault state Explode, which indicates that the top event occurs.
To sum up, the gas burner control system does not meet the requirement that is ''at all times, the gas concentration in the surroundings of the gas burner should not exceed a certain threshold.'' In order to meet safety requirements, once the gas valve has been open for 4 s or the system receives the GasValveBroken signal, the system in state Igniting should be ignited and the valves should be closed at the same time and Figure 10 . FSD of the gas stove control system. returned to initial state Idle. The corrected system SD is shown in Figure 13 .
Related work
In order to guarantee the safety and reliability of embedded airborne system, the safety analysis based on system models has become an important step in the system development cycle.
Generally, FT only applies to static analysis, but it cannot describe the temporal dependence and the dynamic behavior of system. In order to enable FT to support real-time and dynamic system modeling, academia has conducted a series of research to extend capabilities of the FT. In Hansen et al. 20 and Schellhorn et al. 21 the temporal FT can describe temporal logic. The dynamic FT in Č epin and Mavko 22 is applied to complex dynamic systems modeling and description through expanding the dynamic door. The component FT in Kaiser and Zocher 23 and the state/event FT in Kaiser et al. 24 are used for component system modeling and analysis. In Walker and Papadopoulos, 12 the definition of Priority door is first proposed to support the sequence dependence on the dynamic behavior modeling. The FT in Palshikar 25 can express the quantitative temporal relationship between basic events and the top event through expanding semantics of logic gates. In Walker et al. 26 and Domis et al., 27 FT is used for the consistency verification. The approach in Yao and Jin 28 implements the modeling of composite state in SD by constructing colored Petri nets. SD is converted into hierarchical automaton model for formal verification, 29 while some work converted SD into colored Petri nets for consistency, completeness, and accessibility validation. 30 The concept of linear temporal FT is proposed in Huang et al., 31 and the safety requirement described by linear temporal fault tree (LTFT) is expressed as linear temporary logic (LTL) formula for formal verification. In Koh and Seong 32 and Cha and Yoo, 33 the safety requirement described by FT is expressed as computation temporal logic (CTL) formula for safety verification of nuclear reactor control system. Reif et al. 34 propose how to apply FTA to SD. They point out that the SD should be built separately from the construction of the FT, but each model's construction process should be influenced by others. El Ariss et al. 17, 35 presented an approach for integrating FTA with SD, and the approach directly can solve some other aspect problems. Sa´nchez and Felder, 18 Sa´nchez et al., 36 and Dasso and Funes 37 propose an approach by integrating the safety requirement described by FT with SD in order to generate test cases. Through the construction of the mapping table, Nazier and Bauer 19 build the safety-related test model and use model checking to generate test cases. An approach for integrating the safety requirement described by FT with functional model of the system is proposed in Ortmeier et al. 38 
Conclusion
In this article, we present the concept of FSD and give the method and process to construct FSD. It unifies the safety requirement analysis model and functional model. FSD can also describe the system's safety requirements and functional behaviors. In our approach, minimum cut sets are used as the smallest unit to describe the top event. If system can reach the fault state which corresponds to top event, it indicates that the SD of the system does not satisfy the safety requirements. Through FSD model, we can quickly find out the failure process and which software behavior or combination of software behaviors results in the failure. Then, the SD will be corrected to satisfy the safety requirements. Finally, a case study of a gas stove control system is given to explain the feasibility and effectiveness of our approach.
Our approach provides a new idea for software safety analysis of safety critical system. In the future work, we will work on the following aspects in depth: first, we will define conversion rules that transform other gates in FT into SD notations through the analysis of their semantics. The conversion rule for continuous time into SD notations is given in this article, and the conversion rule for discrete time will be given in the future. Second, the definition of the property will be perfected and some new properties will be added to the safety requirement mapping table. Third, sometimes there is the same sub-expression in the expression of minimum cut sets and the FSD can be reduced by the sub-expression. And the naming conversion when the safety requirements are transformed to SD notations needs to be perfected. The algorithm for constructing FSD automatically will also be reduced.
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